


Computer Architecture

Paul Mellies

Lecture 9 : Boolean Logic & Karnaugh Maps




Boolean Logic

Circuit (in digital electronics)

A circuit can be viewed as a black box with

- one or more discrete-valued **input terminals**
- one or more discrete-valued **output terminals**
- a **functional specification** describing the relationship between input and output
- a **timing specification** describing the delay between inputs changing and outputs responding



Peering inside the black box, it is composed of

- nodes — wires classified as input, output and internal
- elements — themselves circuits with inputs, outputs and specifications

Boolean algebra

Boolean algebra is based on three operations :

- conjunction : $x \wedge y$
- disjunction : $x \vee y$
- negation : $\neg x$

and two constants :

- true : **1**
- false : **0**

These operations and constants are required to satisfy a series of equations.

Boolean algebra

Associativity :

$$(x \wedge y) \wedge z = x \wedge (y \wedge z)$$

$$(x \vee y) \vee z = x \vee (y \vee z)$$

Commutativity :

$$x \wedge y = y \wedge x$$

$$x \vee y = y \vee x$$

Distributivity :

$$x \wedge (y \vee z) = (x \wedge y) \vee (x \wedge z)$$

Identities :

$$x \wedge 1 = x$$

$$x \vee 0 = x$$

Annihilation :

$$x \wedge 0 = 0$$

Boolean algebra

Idempotence :

$$x \wedge x = x$$

$$x \vee x = x$$

Absorption :

$$x \wedge (x \vee y) = x$$

$$x \vee (x \wedge y) = x$$

Distributivity :

$$x \vee (y \wedge z) = (x \vee y) \wedge (x \vee z)$$

Annihilation :

$$x \vee \mathbf{1} = \mathbf{1}$$

Boolean algebra

Complementation :

$$x \wedge \neg x = 0$$

$$x \vee \neg x = 1$$

Double negation :

$$\neg \neg x = x$$

De Morgan duality :

$$\neg x \wedge \neg y = \neg (x \vee y)$$

$$\neg x \vee \neg y = \neg (x \wedge y)$$

$$\neg 1 = 0$$

$$\neg 0 = 1$$

Boolean algebra

Definition

A boolean algebra is defined as a set **A** equipped with the operations and constants \wedge \vee \neg **0** **1** satisfying the mentioned equations.

Observation : every boolean algebra is ordered by the order below :

$$x \leq y \quad \Leftrightarrow \quad x = x \wedge y$$

In this ordered set **A** :

- the constant **0** is the least element
- the constant **1** is the greatest element

Recall that an order is a transitive, reflexive and antisymmetric relation.

Boolean algebra

Moreover, the two operations \wedge \vee are monotone in the sense that :

$\forall x, x', y, y' \in \mathbf{A} \times \mathbf{A} \times \mathbf{A} \times \mathbf{A}$

$$x \leq x' \text{ and } y \leq y' \quad \Rightarrow \quad x \wedge y \leq x' \wedge y'$$

$$x \leq x' \text{ and } y \leq y' \quad \Rightarrow \quad x \vee y \leq x' \vee y'$$

Accordingly, the negation \neg is anti-monotone in the sense that :

$\forall x, y \in \mathbf{A} \times \mathbf{A}$

$$x \leq y \quad \Rightarrow \quad \neg y \leq \neg x$$

Example of boolean algebra

The set $\mathbf{A} = \{ \text{true}, \text{false} \}$ defines a boolean algebra with :

$$\text{true} \wedge \text{true} = \text{true}$$

$$\text{true} \wedge \text{false} = \text{false}$$

$$\text{false} \wedge \text{false} = \text{false}$$

$$\neg \text{true} = \text{false}$$

$$1 = \text{true}$$

$$\text{true} \vee \text{true} = \text{true}$$

$$\text{true} \vee \text{false} = \text{true}$$

$$\text{false} \vee \text{false} = \text{false}$$

$$\neg \text{false} = \text{true}$$

$$0 = \text{false}$$

Observe that in this boolean algebra :

$$\text{false} = \text{false} \wedge \text{true}$$

and thus :

$$\text{false} \leq \text{true}$$

Example of boolean algebra

Here, we suppose given a set \mathbf{U} .

The set \mathbf{A} whose elements are the subsets of \mathbf{U} is a boolean algebra with conjunction, disjunction and negation defined as follows :

$$\mathbf{X} \wedge \mathbf{Y} = \mathbf{X} \cap \mathbf{Y}$$

$$\mathbf{X} \vee \mathbf{Y} = \mathbf{X} \cup \mathbf{Y}$$

$$\neg \mathbf{X} = \mathbf{U} \setminus \mathbf{X}$$

$$\mathbf{1} = \mathbf{U}$$


$$\mathbf{0} = \emptyset$$

Observe that one recovers the boolean algebra $\{\text{true}, \text{false}\}$ when \mathbf{U} is defined as the singleton set $\mathbf{U} = \{*\}$.


$$\text{true} = \{*\}$$

$$\text{false} = \emptyset$$


Venn diagrams




$$1 = U$$




$$0 = \emptyset$$



$$X \wedge Y = X \cap Y$$




$$X \vee Y = X \cup Y$$



$$\neg X = U \setminus X$$


Venn diagrams (derived constructions)

Difference



$$X \setminus Y = X \wedge \neg Y$$


Symmetric difference
= exclusive or



$$\begin{aligned} X \Delta Y &= (X \vee Y) \setminus (X \wedge Y) \\ &= (X \vee Y) \wedge \neg (X \wedge Y) \end{aligned}$$

Venn diagrams (derived constructions)

Implication



$$\begin{aligned} X \rightarrow Y &= \neg (X \wedge \neg Y) \\ &= \neg X \vee Y \end{aligned}$$

Key property of implication :

$$X \leq Y \rightarrow Z \quad \Leftrightarrow \quad X \wedge Y \leq Z$$

Product-of-sums form

Every boolean expression may be transformed modulo the equations of boolean algebras into a conjunction of disjunctions :

prodofsum = 1 | sum | prodofsum \wedge prodofsum

sum = 0 | literal | sum \vee sum

literal = atom | \neg atom

Same grammar formulated this time with the arithmetic notation :

prodofsum = 1 | sum | prodofsum \times prodofsum

sum = 0 | literal | sum + sum

literal = atom | $\overline{\text{atom}}$

Sum-of-products form

Every boolean expression may be transformed modulo the equations of boolean algebras into a disjunction of conjunctions :

sumofprod = 0 | prod | sumofprod \vee sumofprod

prod = 1 | literal | prod \wedge prod

literal = atom | \neg atom


Same grammar formulated this time with the arithmetic notation :

sumofprod = 0 | prod | sumofprod + sumofprod


prod = 1 | literal | prod x prod

literal = atom | $\overline{\text{atom}}$

Sum of products in schematics



Sum of products in schematics



Exercise

Show that the equality

$$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C = \overline{B} \overline{C} + A \overline{B}$$

follows from the equations of boolean algebra.

Solution

Show that the equality

$$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C = \overline{B} \overline{C} + A \overline{B}$$

follows from the equations of boolean algebra.

$$\begin{aligned} \overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} &= (A + \overline{A}) \overline{B} \overline{C} && \text{distributivity} \\ &= 1 \overline{B} \overline{C} && \text{complementation} \\ &= \overline{B} \overline{C} && \text{identity} \end{aligned}$$

$$\begin{aligned} A \overline{B} \overline{C} + A \overline{B} C &= A \overline{B} (C + \overline{C}) && \text{distributivity} \\ &= A \overline{B} 1 && \text{complementation} \\ &= A \overline{B} && \text{identity} \end{aligned}$$

Solution

Show that the equality

$$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C = \overline{B} \overline{C} + A \overline{B}$$

follows from the equations of boolean algebra.

$$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C = \overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C$$

by idempotence and associativity

$$= \overline{B} \overline{C} + A \overline{B}$$


by the two equations of the previous page

This establishes the expected equation.

Bubble Pushing


The digital circuit

Suppose that one wants to remove the NAND gate



is functionally equal to


No bubble on the output




Bubble Pushing

The digital circuit

Two bubbles in a row




is functionally equal to




Bubble Pushing

The digital circuit




is functionally equal to



Bubble Pushing for CMOS logic

In some situations, one would like to transform a logical circuit expressed with AND and OR gates into an equivalent logical circuit constructed with NAND gates, NOR gates and inverters.




One typical reason is that NAND gates, NOR gates and inverters are easier to construct in CMOS technology.

Bubble Pushing for CMOS logic

One brutal way to achieve the translation is to replace

- every AND gate by a NAND gate followed by an inverter
- every OR gate by a NOR gate followed by an inverter


in the way done below :



This procedure works but is far from optimal in general in the number of logical gates in the final CMOS circuit.

Bubble Pushing for CMOS logic


A more sophisticated way to achieve the translation is to add two negations on some of the wires of the original logical circuit :



Note that each negation is represented here by a bubble.


Bubble Pushing for CMOS logic

A more sophisticated way to achieve the translation is to add two negations on some of the wires of the original logical circuit :



One obtains in this way a CMOS circuit with five logical gates (instead of six gates as in the previous translation)

The illegal value X




Here, the output Y has an unknown or illegal value.

The situation is called a « contention » and is considered as an error which should be avoided.

The reason is that contention may cause large amounts of power to be dissipated between the logical gates, resulting in the circuit getting hot and possibly damaged.

The floating value Z



E	A	Y
0	0	Z
0	1	Z
1	0	0
1	1	1


active high enable

The tristate buffer has three possible output values :

- HIGH (1)
- LOW (0)
- FLOATING (Z)

The output has a floating value means that the wire Y may receive any voltage depending on the context.

The floating value Z



\bar{E}	A	Y
0	0	0
0	1	1
1	0	Z
1	1	Z


active low enable

The tristate buffer has three possible output values :

- HIGH (1)
- LOW (0)
- FLOATING (Z)

The output has a floating value means that the wire Y may receive any voltage depending on the context.


Tristate bus connecting multiple chips



Today, higher speeds are achieved by point-to-point links between chips

Karnaugh Maps

A typical truth value table



A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

From the truth table to the K-map

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

		AB			
		00	01	11	10
C	0	1	0	0	0
	1	1	0	0	0

Note the clever use of Gray codes here

Same K-map with associated minterms

Y C	AB	00	01	11	10
	0	1	0	0	0
1	1	0	0	0	

Y C	AB	00	01	11	10
	0	$\bar{A}\bar{B}\bar{C}$	$\bar{A}B\bar{C}$	$A\bar{B}\bar{C}$	$A\bar{B}C$
1	$\bar{A}BC$	$A\bar{B}C$	ABC	$A\bar{B}\bar{C}$	

From this, one deduces that :

$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}BC$$


K-map minimisation

Y C		AB			
		00	01	11	10
0	1	0	0	0	
1	1	0	0	0	

By circling the 1's in adjacent squares, one deduces that :


$$Y = \overline{\overline{A}}\overline{\overline{B}}\overline{\overline{C}} + \overline{\overline{A}}\overline{\overline{B}}C = \overline{\overline{A}}\overline{\overline{B}}$$

Seven-segment display digits



Seven-segment display digits were invented at the beginning of the 20th century. They became very popular in the 1970's with the advent of LED.

Seven-segment display decoder



Seven-segment display decoder truth table

D_{3:0}	Sa	Sb	Sc	Sd	Se	Sf	Sg
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	0
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	1	1
0111	1	1	1	0	0	0	0
1000	1	1	1	1	1	1	1
1001	1	1	1	1	0	1	1
others	0	0	0	0	0	0	0

Decoder K-maps minimisation

Sa
D_{3:2}
D_{1:0}

	00	01	11	10
00	1	0	0	1
01	0	1	0	1
11	1	1	0	0
10	1	1	0	0

Sb
D_{3:2}
D_{1:0}

	00	01	11	10
00	1	1	0	1
01	1	0	0	1
11	1	1	0	0
10	1	0	0	0

Decoder K-maps

		$D_{3:2}$			
		00	01	11	10
$D_{1:0}$	00	0	0	1	1
	01	0	0	1	1
	11	0	0	1	1
	10	0	0	1	1

D_3



		$D_{3:2}$			
		00	01	11	10
$D_{1:0}$	00	1	1	0	0
	01	1	1	0	0
	11	1	1	0	0
	10	1	1	0	0

$\overline{D_3}$

D_3 denotes the set of inputs with input bit D_3 equal to 1

$\overline{D_3}$ denotes the set of inputs with input bit D_3 equal to 0

Decoder K-maps



D_2 denotes the set of inputs with input bit D_2 equal to 1

$\overline{D_2}$ denotes the set of inputs with input bit D_2 equal to 0

Decoder K-maps

		$D_{3:2}$			
		00	01	11	10
$D_{1:0}$	00	0	0	0	0
	01	0	0	0	0
	11	1	1	1	1
	10	1	1	1	1

A red rounded rectangle highlights the two rows where $D_1 = 1$ (rows 11 and 10). A red arrow points from the label D_1 to the first cell of the row 11.


		$D_{3:2}$			
		00	01	11	10
$D_{1:0}$	00	1	1	1	1
	01	1	1	1	1
	11	0	0	0	0
	10	0	0	0	0

A red rounded rectangle highlights the two rows where $\bar{D}_1 = 1$ (rows 00 and 01). A red arrow points from the label \bar{D}_1 to the first cell of the row 00.

D_1 denotes the set of inputs with input bit D_1 equal to 1


\bar{D}_1 denotes the set of inputs with input bit D_1 equal to 0

Decoder K-maps



A 4x4 Karnaugh map for a 4-bit decoder. The vertical axis is labeled $D_{1:0}$ with values 00, 01, 11, 10. The horizontal axis is labeled $D_{3:2}$ with values 00, 01, 11, 10. A red rounded rectangle encloses the four cells where $D_0 = 1$ (rows 01 and 11). A red arrow points from the label D_0 to this group.

$D_{1:0} \backslash D_{3:2}$	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	1	1	1	1
10	0	0	0	0



A 4x4 Karnaugh map for a 4-bit decoder. The vertical axis is labeled $D_{1:0}$ with values 00, 01, 11, 10. The horizontal axis is labeled $D_{3:2}$ with values 00, 01, 11, 10. Two red rounded rectangles enclose the four cells where $D_0 = 0$ (rows 00 and 10). A red arrow points from the label \bar{D}_0 to these groups.

$D_{1:0} \backslash D_{3:2}$	00	01	11	10
00	1	1	1	1
01	0	0	0	0
11	0	0	0	0
10	1	1	1	1

D_0 denotes the set of inputs with input bit D_0 equal to 1

\bar{D}_0 denotes the set of inputs with input bit D_0 equal to 0

Decoder K-maps minimisation



Sa
D_{3:2}
D_{1:0}

	00	01	11	10
00	1	0	0	1
01	0	1	0	1
11	1	1	0	0
10	1	1	0	0

Sb
D_{3:2}
D_{1:0}

	00	01	11	10
00	1	1	0	1
01	1	0	0	1
11	1	1	0	0
10	1	0	0	0


Decoder K-maps minimisation



$$S_a = \bar{D}_3D_1 + \bar{D}_3D_2D_0 + D_3\bar{D}_2\bar{D}_1 + \bar{D}_2\bar{D}_1\bar{D}_0$$


$$S_b = \bar{D}_3\bar{D}_2 + \bar{D}_2\bar{D}_1 + \bar{D}_3D_1D_0 + \bar{D}_3\bar{D}_1\bar{D}_0$$

Decoder K-maps minimisation




$$S_a = \bar{D}_3D_1 + \bar{D}_3D_2D_0 + D_3\bar{D}_2\bar{D}_1 + \bar{D}_2\bar{D}_1\bar{D}_0$$

Decoder K-maps minimisation



$$S_a = \bar{D}_3D_1 + \bar{D}_3D_2D_0 + D_3\bar{D}_2\bar{D}_1 + \bar{D}_3\bar{D}_2\bar{D}_0$$

A common mistake





$$S_a = \bar{D}_3D_1 + \bar{D}_3D_2D_0 + D_3\bar{D}_2\bar{D}_1 + \bar{D}_3\bar{D}_2\bar{D}_1\bar{D}_0$$

Seven-segment display decoder truth table with X's

D_{3:0}	Sa	Sb	Sc	Sd	Se	Sf	Sg
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	0
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	1	1
0111	1	1	1	0	0	0	0
1000	1	1	1	1	1	1	1
1001	1	1	1	1	0	1	1
others	X	X	X	X	X	X	X

Here, the value **X** means that the value is undetermined : it can be 0 or 1.

Decoder K-maps minimisation with X's



$$Sa = D_3 + D_2D_0 + \bar{D}_2\bar{D}_0 + D_1$$

$$Sb = \bar{D}_2 + D_1D_0 + \bar{D}_1\bar{D}_0$$

Exercise 1


Complete the design of the seven-segment decoder by designing boolean equations for the segments Sc and Sd :

- a. assuming that inputs greater than 9 must produce blank (0) outputs
- b. assuming that inputs greater than 9 are don't cares

Then, sketch a reasonably simple gate-level implementation in the case b. and simulate the resulting circuits on CircuitLab.


Combinational Building Blocks

Multiplexor (mux)



S	Y
0	D_0
1	D_1


K-map minimisation




By circling the 1's in adjacent squares, one deduces that :

$$Y = SD_1 + \bar{S}D_0$$


4 : 1 multiplexers




Implementation of the 4:1 multiplexer



Implementation of the 4:1 multiplexer



Implementation of the 4:1 multiplexer



Exercise

(Example 2.12 in Harris and Harris)

Alyssa P. Hacker needs to implement the function

$$Y = \overline{A}\overline{B} + \overline{B}\overline{C} + \overline{A}BC$$

to finish her senior project, but when she looks in her lab kit, the only part she has left is an 8:1 multiplexer.


How does she implement the function?

Solution

$$Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0


8:1 multiplexer (mux)



Solution

$$Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0




Exercise

Can you construct the same boolean function with a 4:1 multiplexer and an inverter?

$$Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0




Solution


Can you construct the same boolean function with a 4:1 multiplexer and an inverter?

$$Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0




Decoders





A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Implementation of the 2:4 decoder





Timing


Time delay





Propagation and contamination delay



Critical vs. short path





Critical path waveform



$$t_{pd} = 2 t_{pd_and} + t_{pd_or}$$

Short path waveform



$$t_{cd} = t_{cd_and}$$

Exercise 2

H & H Example 2.16

Given the propagation delays for the components given below, compare the worst-case timing of the three four-input multiplexer designs.

What is the critical path for each design?

Given your timing analysis, why might you choose one design over the other ?

Gate	t_{pd} (ps)
NOT	30
2-input AND	60
3-input AND	80
4-input OR	90
tristate (A to Y)	50
tristate (enable to Y)	35

